mirror of
https://github.com/yuzu-mirror/yuzu.git
synced 2024-09-08 01:59:08 +01:00
commit
6c37a90d3f
1 changed files with 7 additions and 26 deletions
|
@ -4488,10 +4488,6 @@ unsigned InterpreterMainLoop(ARMul_State* state) {
|
||||||
unsigned int operand2 = ROTATE_RIGHT_32(RM, 8 * inst_cream->rotate) & 0xffff;
|
unsigned int operand2 = ROTATE_RIGHT_32(RM, 8 * inst_cream->rotate) & 0xffff;
|
||||||
|
|
||||||
RD = RN + operand2;
|
RD = RN + operand2;
|
||||||
if (inst_cream->Rn == 15 || inst_cream->Rm == 15) {
|
|
||||||
LOG_ERROR(Core_ARM11, "invalid operands for UXTAH");
|
|
||||||
CITRA_IGNORE_EXIT(-1);
|
|
||||||
}
|
|
||||||
}
|
}
|
||||||
cpu->Reg[15] += GET_INST_SIZE(cpu);
|
cpu->Reg[15] += GET_INST_SIZE(cpu);
|
||||||
INC_PC(sizeof(uxtah_inst));
|
INC_PC(sizeof(uxtah_inst));
|
||||||
|
@ -4822,10 +4818,7 @@ unsigned InterpreterMainLoop(ARMul_State* state) {
|
||||||
uint64_t rm = RM;
|
uint64_t rm = RM;
|
||||||
uint64_t rs = RS;
|
uint64_t rs = RS;
|
||||||
uint64_t rn = RN;
|
uint64_t rn = RN;
|
||||||
if (inst_cream->Rm == 15 || inst_cream->Rs == 15 || inst_cream->Rn == 15) {
|
|
||||||
LOG_ERROR(Core_ARM11, "invalid operands for MLA");
|
|
||||||
CITRA_IGNORE_EXIT(-1);
|
|
||||||
}
|
|
||||||
RD = static_cast<uint32_t>((rm * rs + rn) & 0xffffffff);
|
RD = static_cast<uint32_t>((rm * rs + rn) & 0xffffffff);
|
||||||
if (inst_cream->S) {
|
if (inst_cream->S) {
|
||||||
UPDATE_NFLAG(RD);
|
UPDATE_NFLAG(RD);
|
||||||
|
@ -5104,10 +5097,10 @@ unsigned InterpreterMainLoop(ARMul_State* state) {
|
||||||
|
|
||||||
PLD_INST:
|
PLD_INST:
|
||||||
{
|
{
|
||||||
// Instruction not implemented
|
// Not implemented. PLD is a hint instruction, so it's optional.
|
||||||
//LOG_CRITICAL(Core_ARM11, "unimplemented instruction");
|
|
||||||
cpu->Reg[15] += GET_INST_SIZE(cpu);
|
cpu->Reg[15] += GET_INST_SIZE(cpu);
|
||||||
INC_PC(sizeof(stc_inst));
|
INC_PC(sizeof(pld_inst));
|
||||||
FETCH_INST;
|
FETCH_INST;
|
||||||
GOTO_NEXT_INST;
|
GOTO_NEXT_INST;
|
||||||
}
|
}
|
||||||
|
@ -6033,15 +6026,12 @@ unsigned InterpreterMainLoop(ARMul_State* state) {
|
||||||
if (inst_base->cond == 0xE || CondPassed(cpu, inst_base->cond)) {
|
if (inst_base->cond == 0xE || CondPassed(cpu, inst_base->cond)) {
|
||||||
sxtb_inst* inst_cream = (sxtb_inst*)inst_base->component;
|
sxtb_inst* inst_cream = (sxtb_inst*)inst_base->component;
|
||||||
|
|
||||||
if (inst_cream->Rm == 15) {
|
|
||||||
LOG_ERROR(Core_ARM11, "invalid operand for SXTB");
|
|
||||||
CITRA_IGNORE_EXIT(-1);
|
|
||||||
}
|
|
||||||
unsigned int operand2 = ROTATE_RIGHT_32(RM, 8 * inst_cream->rotate);
|
unsigned int operand2 = ROTATE_RIGHT_32(RM, 8 * inst_cream->rotate);
|
||||||
if (BIT(operand2, 7)) {
|
if (BIT(operand2, 7)) {
|
||||||
operand2 |= 0xffffff00;
|
operand2 |= 0xffffff00;
|
||||||
} else
|
} else {
|
||||||
operand2 &= 0xff;
|
operand2 &= 0xff;
|
||||||
|
}
|
||||||
RD = operand2;
|
RD = operand2;
|
||||||
}
|
}
|
||||||
cpu->Reg[15] += GET_INST_SIZE(cpu);
|
cpu->Reg[15] += GET_INST_SIZE(cpu);
|
||||||
|
@ -6299,8 +6289,7 @@ unsigned InterpreterMainLoop(ARMul_State* state) {
|
||||||
swp_inst* inst_cream = (swp_inst*)inst_base->component;
|
swp_inst* inst_cream = (swp_inst*)inst_base->component;
|
||||||
|
|
||||||
addr = RN;
|
addr = RN;
|
||||||
unsigned int value;
|
unsigned int value = Memory::Read32(addr);
|
||||||
value = Memory::Read32(addr);
|
|
||||||
Memory::Write32(addr, RM);
|
Memory::Write32(addr, RM);
|
||||||
|
|
||||||
RD = value;
|
RD = value;
|
||||||
|
@ -6329,10 +6318,6 @@ unsigned InterpreterMainLoop(ARMul_State* state) {
|
||||||
if (inst_base->cond == 0xE || CondPassed(cpu, inst_base->cond)) {
|
if (inst_base->cond == 0xE || CondPassed(cpu, inst_base->cond)) {
|
||||||
sxtab_inst* inst_cream = (sxtab_inst*)inst_base->component;
|
sxtab_inst* inst_cream = (sxtab_inst*)inst_base->component;
|
||||||
|
|
||||||
// R15 should be check
|
|
||||||
if(inst_cream->Rn == 15 || inst_cream->Rm == 15 || inst_cream->Rd ==15){
|
|
||||||
CITRA_IGNORE_EXIT(-1);
|
|
||||||
}
|
|
||||||
unsigned int operand2 = ROTATE_RIGHT_32(RM, 8 * inst_cream->rotate) & 0xff;
|
unsigned int operand2 = ROTATE_RIGHT_32(RM, 8 * inst_cream->rotate) & 0xff;
|
||||||
|
|
||||||
// Sign extend for byte
|
// Sign extend for byte
|
||||||
|
@ -6383,10 +6368,6 @@ unsigned InterpreterMainLoop(ARMul_State* state) {
|
||||||
if (inst_base->cond == 0xE || CondPassed(cpu, inst_base->cond)) {
|
if (inst_base->cond == 0xE || CondPassed(cpu, inst_base->cond)) {
|
||||||
sxtah_inst* inst_cream = (sxtah_inst*)inst_base->component;
|
sxtah_inst* inst_cream = (sxtah_inst*)inst_base->component;
|
||||||
|
|
||||||
// R15 should be check
|
|
||||||
if(inst_cream->Rn == 15 || inst_cream->Rm == 15 || inst_cream->Rd ==15) {
|
|
||||||
CITRA_IGNORE_EXIT(-1);
|
|
||||||
}
|
|
||||||
unsigned int operand2 = ROTATE_RIGHT_32(RM, 8 * inst_cream->rotate) & 0xffff;
|
unsigned int operand2 = ROTATE_RIGHT_32(RM, 8 * inst_cream->rotate) & 0xffff;
|
||||||
// Sign extend for half
|
// Sign extend for half
|
||||||
operand2 = (0x8000 & operand2) ? (0xFFFF0000 | operand2) : operand2;
|
operand2 = (0x8000 & operand2) ? (0xFFFF0000 | operand2) : operand2;
|
||||||
|
|
Loading…
Reference in a new issue