Mirrors/yuzu-fork
1
0
Fork 0
mirror of https://github.com/yuzu-mirror/yuzu.git synced 2024-11-05 12:39:57 +00:00
Code Issues Projects Releases Packages Wiki Activity

shader: Simplify FLO and throw on CC

Browse source
This commit is contained in:
ReinUsesLisp 2021-04-11 20:54:51 -03:00 committed by ameerj
parent dfd5341d71
commit 415c7e46ed
1 changed files with 13 additions and 12 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

25
src/shader_recompiler/frontend/maxwell/translate/impl/find_leading_one.cpp
View file

@ -8,26 +8,27 @@
namespace Shader::Maxwell { namespace Shader::Maxwell {
namespace { namespace {
void FLO(TranslatorVisitor& v, u64 insn, const IR::U32& src) { void FLO(TranslatorVisitor& v, u64 insn, IR::U32 src) {
union { union {
u64 insn; u64 insn;
BitField<0, 8, IR::Reg> dest_reg; BitField<0, 8, IR::Reg> dest_reg;
BitField<40, 1, u64> tilde; BitField<40, 1, u64> tilde;
BitField<41, 1, u64> shift; BitField<41, 1, u64> shift;
BitField<47, 1, u64> cc;
BitField<48, 1, u64> is_signed; BitField<48, 1, u64> is_signed;
} const flo{insn}; } const flo{insn};
const bool invert{flo.tilde != 0}; if (flo.cc != 0) {
const bool is_signed{flo.is_signed != 0}; throw NotImplementedException("CC");
const bool shift_op{flo.shift != 0}; }
if (flo.tilde != 0) {
const IR::U32 operand{invert ? v.ir.BitwiseNot(src) : src}; src = v.ir.BitwiseNot(src);
const IR::U32 find_result{is_signed ? v.ir.FindSMsb(operand) : v.ir.FindUMsb(operand)}; }
const IR::U1 find_fail{v.ir.IEqual(find_result, v.ir.Imm32(-1))}; IR::U32 result{flo.is_signed != 0 ? v.ir.FindSMsb(src) : v.ir.FindUMsb(src)};
const IR::U32 offset{v.ir.Imm32(31)}; if (flo.shift != 0) {
const IR::U32 success_result{shift_op ? IR::U32{v.ir.ISub(offset, find_result)} : find_result}; const IR::U1 not_found{v.ir.IEqual(result, v.ir.Imm32(-1))};
result = IR::U32{v.ir.Select(not_found, result, v.ir.BitwiseXor(result, v.ir.Imm32(31)))};
const IR::U32 result{v.ir.Select(find_fail, find_result, success_result)}; }
v.X(flo.dest_reg, result); v.X(flo.dest_reg, result);
} }
} // Anonymous namespace } // Anonymous namespace