mirror of
https://github.com/yuzu-mirror/yuzu.git
synced 2024-09-07 05:29:07 +01:00
shader_recompiler: Implement LDC.IS address mode
This commit is contained in:
parent
52895fab67
commit
1415542f73
1 changed files with 12 additions and 2 deletions
|
@ -11,10 +11,20 @@ namespace Shader::Maxwell {
|
||||||
using namespace LDC;
|
using namespace LDC;
|
||||||
namespace {
|
namespace {
|
||||||
std::pair<IR::U32, IR::U32> Slot(IR::IREmitter& ir, Mode mode, const IR::U32& imm_index,
|
std::pair<IR::U32, IR::U32> Slot(IR::IREmitter& ir, Mode mode, const IR::U32& imm_index,
|
||||||
const IR::U32& reg, const IR::U32& imm) {
|
const IR::U32& reg, const IR::U32& imm_offset) {
|
||||||
switch (mode) {
|
switch (mode) {
|
||||||
case Mode::Default:
|
case Mode::Default:
|
||||||
return {imm_index, ir.IAdd(reg, imm)};
|
return {imm_index, ir.IAdd(reg, imm_offset)};
|
||||||
|
case Mode::IS: {
|
||||||
|
// Segmented addressing mode
|
||||||
|
// Ra+imm_offset points into a flat mapping of const buffer
|
||||||
|
// address space
|
||||||
|
const IR::U32 address{ir.IAdd(reg, imm_offset)};
|
||||||
|
const IR::U32 index{ir.BitFieldExtract(address, ir.Imm32(16), ir.Imm32(16))};
|
||||||
|
const IR::U32 offset{ir.BitFieldExtract(address, ir.Imm32(0), ir.Imm32(16))};
|
||||||
|
|
||||||
|
return {ir.IAdd(index, imm_index), offset};
|
||||||
|
}
|
||||||
default:
|
default:
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in a new issue