mirror of
https://github.com/yuzu-mirror/yuzu.git
synced 2024-09-08 00:09:07 +01:00
macro_jit_x64: Correct readability of Compile_ExtractShiftLeftRegister()
Previously dst wasn't being used.
This commit is contained in:
parent
0f7822acb1
commit
140f953b6a
1 changed files with 4 additions and 3 deletions
|
@ -259,8 +259,8 @@ void MacroJITx64Impl::Compile_ExtractShiftLeftImmediate(Macro::Opcode opcode) {
|
||||||
}
|
}
|
||||||
|
|
||||||
void MacroJITx64Impl::Compile_ExtractShiftLeftRegister(Macro::Opcode opcode) {
|
void MacroJITx64Impl::Compile_ExtractShiftLeftRegister(Macro::Opcode opcode) {
|
||||||
auto dst = Compile_GetRegister(opcode.src_a, eax);
|
const auto dst = Compile_GetRegister(opcode.src_a, eax);
|
||||||
auto src = Compile_GetRegister(opcode.src_b, RESULT);
|
const auto src = Compile_GetRegister(opcode.src_b, RESULT);
|
||||||
|
|
||||||
if (opcode.bf_src_bit != 0) {
|
if (opcode.bf_src_bit != 0) {
|
||||||
shr(src, opcode.bf_src_bit);
|
shr(src, opcode.bf_src_bit);
|
||||||
|
@ -269,7 +269,8 @@ void MacroJITx64Impl::Compile_ExtractShiftLeftRegister(Macro::Opcode opcode) {
|
||||||
if (opcode.bf_size != 31) {
|
if (opcode.bf_size != 31) {
|
||||||
and_(src, opcode.GetBitfieldMask());
|
and_(src, opcode.GetBitfieldMask());
|
||||||
}
|
}
|
||||||
shl(src, al);
|
shl(src, dst.cvt8());
|
||||||
|
|
||||||
Compile_ProcessResult(opcode.result_operation, opcode.dst);
|
Compile_ProcessResult(opcode.result_operation, opcode.dst);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
Loading…
Reference in a new issue