This website requires JavaScript.
Explore
Help
Sign in
Mirrors
/
Ryujinx
Watch
1
Star
0
Fork
You've already forked Ryujinx
0
mirror of
https://github.com/Ryujinx/Ryujinx.git
synced
2025-02-15 13:06:40 +01:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
4c7c21634e
Ryujinx
/
Ryujinx.Tests
/
Cpu
/
Tester
History
LDj3SNuD
c818093528
Add Sqxtun_S, Sqxtun_V with 3 tests. (
#188
)
...
* Update AInstEmitSimdArithmetic.cs * Update Instructions.cs * Update CpuTestSimd.cs
2018-06-25 23:36:20 -03:00
..
Types
Add ADDHN{2}, RADDHN{2}, SUBHN{2}, RSUBHN{2} (vector) instructions. Add 8 Tests. (
#92
)
2018-04-20 12:40:15 -03:00
Instructions.cs
Add Sqxtun_S, Sqxtun_V with 3 tests. (
#188
)
2018-06-25 23:36:20 -03:00
Pseudocode.cs
Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (
#183
)
2018-06-25 22:32:29 -03:00